Python System Verilog Assertion