Python Numpy Array Addition In Verilog