Python List And Numpy Array Initialization In Verilog