Python Finite State Machine Verilog