Python Create Integer Variable In Verilog Compiler