Python Create Array Addition In Verilog Using Function In A Sentence