Python Create Array Addition In Verilog Using Function