Print Format Numpy Array Initialization In Verilog