Powershell While Loop Syntax In Reference To Vhdl Vs Verilog