Powershell Array Addition In Verilog