Php Program Using Conditional Operator In Verilog Hdl