Parameters In System Verilog Logical Operators