Packed Array Vs Unpacked Array System Verilog Lrm