Packed Array Vs Unpacked Array System Verilog Logical Operators