Packed Array Vs Unpacked Array System Verilog Compiler