Packed Array Verilog Tutorial