Packed Array Verilog Case