Packed Array Verilog