Packed Array And Unpacked Array In Verilog Vs Hdl Normal Range