Packed Array And Unpacked Array In Verilog Tutorial For Beginners