Packed Array And Unpacked Array In Verilog Operators With Examples