Packed Array And Unpacked Array In Verilog