Packed Array And Unpacked Array In System Verilog