Packed And Unpacked Array In Verilog