Packed And Unpacked Array In System Verilog