Packed And Unpacked Array In System Verilog Logical Operators