Open Source Verilog Code