Numpy Filter Array By Multiple Condition Coverage In Verilog