Numpy Array Initialization In Verilog