Numpy Array Addition In Verilog Using Functional Strategies