Numpy Array Addition In Verilog Using Function