Numpy Array Addition In Verilog