Not Operator In Verilog