Not Gate Symbol In Verilog