Modeling Of Combinational Logic Circuits Using Verilog Hdl