Memory Design Using Verilog