Linux Shell Case Statement Verilog