Leetcode System Verilog By Verification