Leetcode System Verilog By Chipverify Assertions Def