Leetcode System Verilog Assertion