Leetcode System Verilog Architecture Verification