Leetcode System Verilog Architecture Verification Guide