Is Verilog Task Synthesizable Vs Non