Is Verilog Task Synthesizable