Is Verilog Case Statement Non Blocking Cache