Is Verilog Case Statement Non Blocking