Interrupt Mechanism In Computer Architecture