Integer Representation In Verilog