Integer Array In Verilog