Initial Vs Always Verilog Syntax Complex